



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/583,097	08/02/1999	Marc Tremblay	004-1391-1	7166

22120 7590 01/30/2004

ZAGORIN O'BRIEN & GRAHAM, L.L.P.  
7600B N. CAPITAL OF TEXAS HWY.  
SUITE 350  
AUSTIN, TX 78731

EXAMINER

HUISMAN, DAVID J

ART UNIT	PAPER NUMBER
----------	--------------

2183

18

DATE MAILED: 01/30/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

09/583,097

Applicant(s)

TREMBLAY, MARC

Examiner

David J. Huisman

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 05 December 2003.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 9-36 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☐ Claim(s) 9-36 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 07 August 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\* See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.  
a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

### Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_ 6) ☐ Other: \_\_\_\_\_

**DETAILED ACTION**

1. Claims 9-36 have been examined.

***Papers Submitted***

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: RCE/Ext. of time (1 month) as received on 12/5/2003.

***Maintained Rejections***

3. Applicant has failed to overcome the rejections set forth in the previous Office Action for claims 17-36. Consequently, the examiner respectfully maintains these rejections, which are copied below for applicant's convenience.

***Maintained Claim Rejections - 35 USC § 102***

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claims 17-36 are rejected under 35 U.S.C. 102(e) as being anticipated by Vegesna et al., U.S. Patent No. 5,488,729 (as disclosed by Applicant and herein referred to as Vegesna).
6. Referring to claim 17, Vegesna has taught a processor comprising:

Art Unit: 2183

a) plural functional units that execute instructions in respective numbers of processor cycles. See Fig.13 and column 12, line 55, to column 13, line 14.

b) grouping logic coupled to the functional units and pipelined to compute, over plural cycles,  $T$ , of the processor, a future state,  $S(t + T)$ , of the processor based on a prior state,  $S(t)$ , of the processor and based thereon to select a group of instructions from a program sequence thereof for dispatch to the functional units. See Fig.24 and column 26, lines 29-41, and recall that the grouping logic performs intra and inter-dependency checks. Through dependency computing (especially inter-dependency computing), the processor will check the current state  $S(t)$  of the system (i.e. dependencies between instructions ready to issue and instructions that have been issued but not completed), and through this check, the grouping logic will determine what instructions to issue in some future cycle wherein the state of the processor will be  $S(t + T)$ . For example, if a floating-point addition instruction enters the floating-point addition execution unit at  $S(t)$  and the result will be available at  $S(t + 5)$ , then the processor will know not to dispatch an instruction dependent on that floating-point addition instruction until  $S(t + 5)$ . Similarly, recall that two instructions can be issued in parallel (Fig.14a). This would constitute a group of 2 instructions. If at state  $S(t)$  of the processor, it is determined that there will be no dependency issues if the group of instructions are issued time  $(t + T)$ , then the instructions will be issued at that time, thereby putting the processor in the expected state  $S(t+T)$ . And, this will happen over a plurality of cycles as it is determined whether instructions may be issued at a time  $(t+T)$ .

7. Referring to claim 18, Vegesna has taught a processor as described in claim 17.

Furthermore, the superscalar processor of claim 13 operates the same as the processor of claim

18. Therefore, claim 18 is rejected for the same reasons set forth in the rejection of claim 13.

Art Unit: 2183

8. Referring to claim 19, Vegesna has taught a processor as described in claim 17.

Furthermore, the superscalar processor of claim 14 operates the same as the processor of claim

19. Therefore, claim 19 is rejected for the same reasons set forth in the rejection of claim 14.

9. Referring to claim 20, Vegesna has taught a processor as described in claim 17. Vegesna has further taught:

a) intra-group dependencies are checked by the pipelined grouping logic beginning in a first of the T cycles. See column 4, lines 18-26, column 26, lines 7-10, and column 26, lines 29-41, and note that intra-group dependency checking occurs in the Decode (D) stage, where the (D) stage is the first stage where dependency checking occurs.

b) non-deterministic dependency conditions are checked during a last of the T cycles. Again, *The Free On-line Dictionary of Computing* © 1993-2001 defines the term non-deterministic as “Exhibiting nondeterminism,” where nondeterminism is defined by the same source as “A property of a computation which may have more than one result.” Such a condition would be exhibited by inter-group dependency checking, for example, since inter-group dependency checking will either result in non-dependent instructions being issued or dependent instructions being stalled (note that more than one result will occur based on the computation). And, from column 26, lines 35-41, it can be seen that inter-group dependency checks are performed between the “ready-to-issue” instructions in DBUF 68 and the instructions in every other stage of the pipeline after the decode (D) stage. This would include the Execute (E) stage, Cache (C) stage (more commonly known as the MEM stage), and the Write-back (W) stage. Therefore, such non-deterministic dependency checks will occur in the latter of the T stages (i.e. when instructions are in the (W) stage, for instance).

Art Unit: 2183

10. Referring to claim 21, Vegesna has taught a processor as described in claim 20. Vegesna has further taught that inter-group dependencies are checked independent of the intra-group dependencies. See column 26, lines 29-43, and note that the dependency checks are done by separate circuitry so that they can be done in parallel.

11. Referring to claim 22, Vegesna has taught a processor as described in claim 20. Vegesna has further taught that the grouping logic implements T stages of a pipeline of the processor. See column 26, lines 29-41, and note that instruction grouping and issuing is dependent on the inter-group dependency checks, which are performed between “ready-to-issue” instructions and instructions in every other stage of the pipeline after the (D) stage. Intra-group dependency checks are actually performed in the (D) stage. Therefore, dependency checks are made in multiple stages of the pipeline (i.e. T stages).

12. Referring to claim 23, Vegesna has taught a processor as described in claim 20. Vegesna has further taught that T is four. According to column 26, lines 7-10 and 35-41, dependency checking occurs in the (D) stage and it involves instructions in all pipeline stages succeeding the (D) stage. From Fig. 13, it can be seen that the dependency checking involves the (D) stage, (E) stage, (C) stage, and (W) stage. Therefore, T is equal to four stages.

13. Referring to claim 24, Vegesna has taught a processor as described in claim 17. Vegesna has further taught that the functional units include at least one functional unit capable of receiving and completing an instruction for each of the processor cycles. The ALU in Fig. 6 performs basic integer arithmetic and logical operations that require at most one clock cycle to complete. Therefore, it can operate on a new instruction every processor cycle. See column 12, lines 57-59.

Art Unit: 2183

14. Referring to claim 25, Vegesna has taught a processor as described in claim 17. Vegesna has further taught that the functional units include at least one functional unit requiring multiple of the processor cycles for receiving and completing an instruction. Note the floating-point units described in column 12, line 66, to column 13, line 3.

15. Referring to claim 26, Vegesna has taught a method of operating a processor, the method comprising:

a) identifying successive groups of instructions for dispatch to respective ones of plural execution units of the processor. Recall from column 26, lines 29-41, that the scheduler will group and simultaneously issue the instructions in DBUF 68 to the execution units (for example in Fig.13) if no inter/intra-dependencies exist. Furthermore, in column 22, lines 34-40, it is disclosed that a second buffer FBUF is used to replenish the DBUF with the next instructions so that the next instructions can be grouped and simultaneously issued, if possible. Therefore, the instruction grouping will continue to identify succeeding groups for as long as instruction fetching occurs.

b) performing, during plural pipelined execution cycles of the processor, dependency checking amongst instructions of a later one of the groups and between the instructions of the later group and instructions of a preceding one of the groups. Recall from column 26, lines 29-41 that intra-dependencies and inter-dependencies are checked, wherein intra-dependency checking involves checking amongst instructions of a particular group and inter-dependency checking involves checking between instructions of a later group and instructions of a preceding group.

c) dispatching instructions of the later group only after all instructions of the preceding group have been dispatched. See column 22, lines 40-49, and note that execution is in-order and that

Art Unit: 2183

instructions in a group prior to a subsequent group would be issued before instructions in the subsequent group.

16. Referring to claim 27, Vegesna has taught a method of operating a processor as described in claim 26. Vegesna has further taught that the dependency checking is performed by pipelined grouping logic. From Fig.24 and column 22, lines 25-29, the basic concept of the system starts with IFETCH 4 fetching instructions. DBUF 68 is then used to hold and dispatch the fetched instructions. The instructions may or may not be grouped and dispatched simultaneously (dependency checks are required). See column 26, lines 29-41. It is further disclosed in column 4, lines 18-26, that the scheduling and issue functions are performed in the decode stage (D) of the pipeline. Therefore, grouping and issuing instructions would require two pipeline stages: The fetch stage (F) is the point when instructions are fetched and the decode stage (D) is where the fetched instructions are grouped (or not grouped depending on hazard detection) and issued.

17. Referring to claim 28, Vegesna has taught a method of operating a processor as described in claim 26. Vegesna has further taught that intra-group dependency checking and within group resource allocation are performed in successive processor cycles by pipelined grouping logic. See column 26, lines 7-49. Note that dependency checking and resource allocation will occur for all processor cycles, including those following the current cycle. Therefore, these tasks would be performed in successive cycles (i.e. they're done in the current cycle and done in a successive cycle).

18. Referring to claim 29, Vegesna has taught a method of operating a processor as described in claim 26. Vegesna has further taught that intra-group dependency checking is performed



Art Unit: 2183

independent of inter-group dependency checking. See column 26, lines 29-43, and note that the dependency checks are done by separate circuitry so that they can be done in parallel.

19. Referring to claim 30, Vegesna has taught a method of operating a processor as described in claim 26. Vegesna has further taught that non-deterministic conditions are evaluated in a final one of the pipelined execution cycles implemented by pipelined grouping logic. Again, *The Free On-line Dictionary of Computing* © 1993-2001 defines the term non-deterministic as “Exhibiting nondeterminism,” where nondeterminism is defined by the same source as “A property of a computation which may have more than one result.” Such a condition would be exhibited by inter-group dependency checking, for example, since inter-group dependency checking will either result in non-dependent instructions being issued or dependent instructions being stalled (note that more than one result will occur based on the computation). And, from column 26, lines 35-41, it can be seen that inter-group dependency checks are performed between the “ready-to-issue” instructions in DBUF 68 and the instructions in every other stage of the pipeline after the decode (D) stage. This would include the Execute (E) stage, Cache (C) stage (more commonly known as the MEM stage), and the Write-back (W) stage. Therefore, such non-deterministic dependency checks will occur in the latter of the T stages (i.e. when instructions are in the (W) stage, for instance).

20. Referring to claim 31, Vegesna has taught a method of grouping instructions for dispatch to execution units of a processor, the method comprising:

a) in a first cycle of processor execution, identifying plural candidate instructions for an instruction group. From Fig.24 and column 22, lines 25-29, the basic concept of the system

Art Unit: 2183

starts with IFETCH 4 fetching instructions, which are eligible to be grouped. DBUF 68 is then used to hold and dispatch the fetched instructions.

b) in a subsequent cycle of processor execution, beginning intra-group dependency checking as amongst instructions of the instruction group. From column 26, lines 7-41, it is disclosed that in the (D) stage, subsequent to the (F) stage, intra-group dependencies are checked.

c) in a cycle of processor execution prior to dispatch of any instruction from the instruction group, checking non-deterministic conditions. See column 26, lines 29-41. Note that inter-group dependencies are checked in a cycle before they are dispatched.

d) in a cycle of processor execution prior to the non-deterministic dependency condition checking, initiating inter-group dependency checking as between instructions of the instruction group and instructions of one or more prior instruction groups. It is inherent that the inter-group dependency checking must be initiated before it actually takes place. And, the fetch (F) stage in Vegesna's system would act as the cycle that actually initiates dependency checking since the fetch stage is what fills the DBUF 68. By filling the DBUF 68, the processor knows that non-deterministic checks must be performed. If instructions are no longer fetched in the fetch (F) stage, then the DBUF 68 will not be filled and non-deterministic checks will not be performed.

21. Referring to claim 32, Vegesna has taught a method as described in claim 31. Vegesna has further taught dispatching one or more instructions of the instruction group only after all instructions of the one or more prior instruction groups have been dispatched. See column 22, lines 40-49, and note that execution is in-order and that instructions in a group prior to a subsequent group would be issued before instructions in the subsequent group.

Art Unit: 2183

22. Referring to claim 33, Vegesna has taught a method as described in claim 31. Vegesna has further taught that the non-deterministic condition checking is performed conservatively, based on an assumption of no change in condition.

23. Referring to claim 34, Vegesna has taught a method as described in claim 31. Vegesna has further taught:

a) that non-deterministic condition checking is performed aggressively, computing dispatch conditions for at least two alternatives including no change in condition and condition resolution. It is the inherent function of inter-group dependency checks to provide two alternatives; the first is to allow dispatch of the dependent instruction when the dependency condition is resolved, and the second is to prevent issue of the dependent instruction when the dependency condition is unresolved.

b) a control signal is selective for a particular one of the computed alternatives. See Fig.24 and column 28, lines 24-35. Note that signals 95 and 97 are used to specify whether or not the instructions can be dispatched.

24. Referring to claim 35, Vegesna has taught an apparatus comprising:

a) plural functional units. See Fig.13.

b) means for grouping, over plural pipeline stages, instructions for dispatch to respective ones of the functional units. See column 26, lines 29-41.

25. Referring to claim 36, Vegesna has taught an apparatus as described in claim 35.

Furthermore, it has been noted that the processor of claim 17 performs the same function as the apparatus of claim 36. Therefore, claim 36 is rejected for the same reasons set forth in the rejection of claim 17.

*New Claim Rejections - 35 USC § 102*

26. Claims 9-16 are rejected under 35 U.S.C. 102(e) as being anticipated by Vegesna et al., as applied above.

27. Referring to claim 9, Vegesna has taught a superscalar processor that performs, over plural execution cycles of the superscalar processor, instruction grouping for dispatch, including both intra-group and inter-group dependency checking. See column 26, lines 29-41. Note that the instructions held in DBUF 68 are grouped and dispatched for simultaneous execution if intra-group or inter-group hazards would not result from their simultaneous dispatch. Also, previously issued instruction groups will be checked against by “ready-to-issue” instructions (via inter-group dependency checks) until they propagate through the pipeline and complete (i.e. the result from the instruction is available and all dependent instructions can proceed). Therefore, the grouping and dependency checking occurs over plural execution cycles. Claim 1, as written, is not limited to the instruction grouping and dependency checking taking a plurality of execution cycles. Instead, an alternate interpretation (and the interpretation taken by the examiner) would be to read the claim as saying that instruction grouping and dependency checking occurs over multiple execution cycles. That is, instead of grouping and dependency checking taking multiple cycles to complete, the grouping and checking take one cycle but occur between instructions that have issued multiple cycles before the current instructions (i.e., over a plurality of cycles). For instance, looking at Fig. 14(a), assume that instructions iA and iB have issued in parallel (as shown). In cycle 3 (during the first execute cycle), instructions iA+1 and iB+1 will be checked for intra-dependencies and the instructions will be checked for inter-dependencies with the two previous instructions (iA and iB). This dependency checking spans over 1 cycle (i.e.,

Art Unit: 2183

dependencies are checked with the instructions that were issued 1 cycle prior). If no dependencies exist, then the instructions can be issued together (as shown). Likewise, in cycle 4, instructions iA+2 and iB+2 will be checked for intra-dependencies and the instructions will be checked for inter-dependencies with the four previous instructions (iA, iB, iA+1, and iB+1). This dependency checking spans 2 cycles (i.e., dependencies are checked with the instructions that were issued up to 2 cycles prior). If no dependencies exist, then the instructions can be issued together (as shown). Therefore, the dependency checks are performed over multiple cycles. This would continue on and on over a plurality of execution cycles for as long as instructions need to be scheduled. Therefore, it can be seen that Vegesna does anticipate Applicant's claim 1.

28. Referring to claim 10, Vegesna has taught a superscalar processor as described in claim 9. Vegesna has further taught:

a) grouping logic implementing plural early pipeline stages of the superscalar processor. From Fig.24 and column 22, lines 25-29, the basic concept of the system starts with IFETCH 4 fetching instructions. DBUF 68 is then used to hold and dispatch the fetched instructions. The instructions may or may not be grouped and dispatched simultaneously (dependency checks are required). See column 26, lines 29-41. It is further disclosed in column 4, lines 18-26, that the scheduling and issue functions are performed in the decode stage (D) of the pipeline. Therefore, grouping and issuing instructions would require two pipeline stages (plural early pipeline stages): The fetch stage (F) is the point when instructions are fetched and the decode stage (D) is where the fetched instructions are grouped (or not grouped depending on hazard detection) and issued.

Art Unit: 2183

b) plural execution units of varying pipeline depth coupled to receive instructions dispatched from the grouping logic. See Fig.13.

29. Referring to claim 11, Vegesna has taught a superscalar processor as described in claim 9. Vegesna has further taught that the instruction grouping identifies successive groups of instructions from an instruction stream for dispatch to respective ones of plural execution units of the superscalar processor. Recall from column 26, lines 29-41, that the scheduler will group and simultaneously issue the instructions in DBUF 68 if no inter/intra-dependencies exist.

Furthermore, in column 22, lines 34-40, it is disclosed that a second buffer FBUF is used to replenish the DBUF with the next instructions so that the next instructions can be grouped and simultaneously issued, if possible. Therefore, the instruction grouping will continue to identify succeeding groups for as long as instruction fetching occurs.

30. Referring to claim 12, Vegesna has taught a superscalar processor as described in claim 11. Vegesna has further taught that the superscalar processor dispatches all instructions from a particular one of the successive groups before dispatching any instructions from a subsequent one of the successive groups. See column 22, lines 40-49, and note that execution is in-order and that instructions in a group prior to a subsequent group would be issued before instructions in the subsequent group.

31. Referring to claim 13, Vegesna has taught a superscalar processor as described in claim 9. Vegesna has further taught that the intra-group dependency checking spans at least two of the plural execution cycles. From column 26, lines 29-41, and column 22, lines 34-40, it should be noted that as long as instructions are fetched, instructions will be issued, and an issuing function

Art Unit: 2183

of this system includes intra-group dependency checking. Therefore, this checking will span for as long as it is possible to simultaneously issue a group of instructions.

32. Referring to claim 14, Vegesna has taught a superscalar processor as described in claim 9. Vegesna has further taught that the intra-group dependency checking is independent of the inter-group dependency checking. See column 26, lines 29-43, and note that the dependency checks are done by separate circuitry so that they can be done in parallel.

33. Referring to claim 15, Vegesna has taught a superscalar processor as described in claim 9. Vegesna has further taught that the data dependency and resource allocation checks in earlier pipeline stages of instruction grouping are based, at least in part, on a predicted subsequent state of the superscalar processor. See column 2, lines 54-61, and note that a branch instruction (i.e. a program control instruction) can be issued simultaneously with another type of instruction. From Fig. 10, it can be seen that when dealing with branches, a predict-not-taken scheme is implemented so that the pipeline is not stalled. Due to this prediction, instructions from the mispredicted path may be fetched and issued, and until the true outcome of the branch is known, the processor will be in a predicted state, wherein resource allocation and dependency checks for the predicted target instructions will occur in the manner described in column 26, lines 29-41.

34. Referring to claim 16, Vegesna has taught a superscalar processor as described in claim 9. Vegesna has further taught that non-deterministic conditions are evaluated in a final stage of instruction grouping prior to dispatch. See column 26, lines 29-41. *The Free On-line Dictionary of Computing* © 1993-2001 defines the term non-deterministic as "Exhibiting nondeterminism," where nondeterminism is defined by the same source as "A property of a computation which may have more than one result." One such condition that is checked would be intra-group

Art Unit: 2183

dependencies. Assuming, no inter-group dependencies exist, if an intra-group dependency exists between the two instructions in DBUF 68, then only one of the instructions will be issued. On the other hand, if an intra-group dependency does not exist between the two instructions in DBUF 68, then both of the instructions will be issued simultaneously as a group. According to the definition above, such a dependency check would be associated with more than one result (i.e. simultaneous issuance or singular issuance).

### *Response to Arguments*

35. Applicant's arguments filed on December 5, 2003, have been fully considered but they are not persuasive.

36. On page 10 of the remarks, regarding claims 17, 26, 31, and 35, the examiner believes that the applicant is arguing that Vegesna does not teach selecting "a group of instructions from a program sequence..." (this portion of claim 17 has been bolded by applicant, thereby causing the examiner to believe that this is the focus of the argument).

37. These arguments are not found persuasive for the following reasons:

a) Through dependency computing (especially inter-dependency computing), the processor will check the current state,  $S(t)$ , of the system (i.e. dependencies between instructions ready to issue and instructions that have been issued but not completed), and through this check, the grouping logic will determine what instructions to issue in some future cycle, wherein the state of the processor will be  $S(t + T)$ . For example, if the state of the processor is  $S(t)$  when a floating-point addition instruction enters the floating-point addition execution unit, and the result will be available at time  $(t+5)$ , then the processor will know not to dispatch an instruction dependent on



Art Unit: 2183

that floating-point addition instruction until  $(t + 5)$ , wherein the processor will be in state  $S(t+5)$  (that is, the state at which the instruction dependent on the floating point instruction may be executed). Similarly, recall that two instructions can be issued in parallel (Fig. 14a). This would constitute a group of 2 instructions. If at state  $S(t)$  of the processor, it is determined that there will be no dependency issues if the group of instructions are issued time  $(t + T)$ , then the instructions will be issued at that time, thereby putting the processor in the expected state  $S(t+T)$ . And, this will happen over a plurality of cycles as it is determined whether instructions may be issued at a time  $(t+T)$ . In essence, the examiner is interpreting this claim as saying that “a future state of the system  $S(t+T)$  is determined based on the current state of the system  $S(t)$ .” And, dependency checking reads on this as described above.

38. Finally, on page 10 of the remarks, applicant argues, in substance, that:

“...independent claims 26, 31, and 35 also do not admit of the examiner’s interpretation of claim 1 language, either because of a positive recital of the instruction groups for which dependency checking is performed over multiple cycles....”

39. The examiner points out that “over plural cycles” or “during plural cycles” or any other variation used by applicant is not specific enough. Therefore, this limitation does not need to be interpreted according to applicant’s intentions.

### *Conclusion*


Any inquiry concerning this communication or earlier communications from the examiner should be directed to David J. Huisman whose telephone number is (703) 305-7811. The examiner can normally be reached on Monday-Friday (8:00-4:30).

Art Unit: 2183

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703) 305-9712. The fax phone number for the organization where this application or proceeding is assigned is (703) 746-7239.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

DJH  
David J. Huisman  
January 20, 2004



EDDIE CHAN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100